• Senior ASIC Verification Engineer

    Job Locations US-CA-Sunnyvale | US-CA-San Francisco
    Job ID
  • Overview

    At Rambus, we are turning incredible possibilities into everyday reality by helping to deliver the innovations that greatly impact the world we live in. We create leading-edge semiconductor and IP products, spanning memory and interfaces to security to smart sensors and lighting. Our products are integrated into billions of devices and systems around the globe, running critical applications for Big Data, Internet of Things (IoT), mobile, and consumer platforms.

    And our history runs deep – we have been in Silicon Valley for 25+ years and are continually anticipating key technology trends and are developing innovations that drive market changes. From a pure IP provider to becoming a fabless chipmaker, Rambus is evolving to address critical challenges in the semiconductor industry.


    As a dynamic organization, we are always seeking to hire exceptional talent to join some of the brightest inventors and engineers in the world to explore their passions to develop products that have real life impact. As well, Rambus benefits are among the most comprehensive and competitive in Silicon Valley.


    Our Security Division is dedicated to providing a secure foundation for a connected world. Integrating technologies from acquisitions in cryptography, mobile payments, and smart ticketing, our innovative solutions span areas including tamper resistance, network security and trusted transaction services. Our technologies protect billions of licensed products annually, providing secure access to data and creating an economy of digital trust between our customers and their customer base.

    Rambus Security Division (RSD) is hiring a talented Senior ASIC Verification Engineer to join our world class technology team in our San Francisco or Sunnyvale office. This engineer will participate in the verification of secure ASIC cores developed by RSD, working with cross functional teams including ASIC design engineers and architects, other verification engineers and system test engineers, security experts, and cryptographers. Cryptography and hardware security experience is not required, but an ability to, and interest in, learning about these areas is important.




    • Design and implement verification test plans, testbenches, infrastructure and platforms
    • Work with ASIC designers and architects to produce thoroughly verified, robust IP
    • Assist with bring-up and debug of hardware projects
    • Create FPGA bitfiles with our ASIC cores for FPGA emulation/acceleration purposes




    • BS or MS degree in electrical or computer engineering or closely related degree strongly preferred; but substantial, relevant, outstanding work experience may substitute in some cases
    • Five or more years of experience working as a verification engineer or related field
    • Strong written and verbal communication skills: Ability to explain complex concepts in front of technical audience
    • Strong desire to take ownership of all verification aspects of a project
    • High technical competence that includes a track record of effective verification of complex digital designs.
    • Solid understanding of standard ASIC verification techniques, including:
      • Test planning
      • Testbench creation
      • Code and Functional coverage
      • Directed and random stimulus generation
      • Assertions
    • Solid understanding of verification methodologies and one or more of the following standard testbench languages:
      • SystemVerilog (OVM/UVM)
      • C/C++
      • Verilog PLI
    • Comfortable in a Unix development environment (make, scripting, SVN, etc.)
    • Familiarity with advanced verification techniques such as object-oriented testbenches and formal verification
    • Experience in creating FPGA bitfiles and bringing them up


    Beneficial Experience:

      • Familiarity with IP integration, IP core delivery, and handoff issues
      • Data, software, and/or network security; cryptography
      • Experience developing object-oriented testbench infrastructure in C++, OVM or UB
      • Ability to work with technicl writers in the production of technical documentation


    Personal Attributes:

    • Excellent written, verbal, and interpersonal communication skills
    • Able to communicate ideas in both technical and user-friendly language
    • Able and willing to work in a team-oriented, collaborative environment
    • A demonstrated ability to prioritize and execute tasks so as to achieve goals in an innovative, fast-paced, and often high-pressure environment
    • Proven analytical and creative problem-solving abilities
    • Passionate about writing clean and neat code that adheres to coding standar


    Rambus offers an extremely competitive compensation package, which includes a strong base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program and gym membership.

    Rambus creates innovative hardware and software technologies, driving advancements from the data center to the mobile edge. Our chips, customizable IP cores, architecture licenses, tools, software, services, training and innovations improve the competitive advantage of our customers. We collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation labs. Our products are integrated into billions of devices and systems, powering and securing diverse applications, including Big Data, Internet of Things (IoT), mobile, consumer and media platforms. At Rambus, we are makers of better. 

    For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.


    Rambus is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics. 


    Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may contact let us know in the application.





    Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
    Share on your newsfeed