SPE - Logic Design Engineering

Job ID


This is a highly visible and impactful position inside the Solutions Architecture team, Memory and Interfaces Division. The key role is develop advanced DSP for 112G/56G SerDes PHY with an emphasis on very low-power and low-latency design. The individual will design DSP/digital-based FFE, DFE, and MLSE components, and will work together with design teams to ensure that the component designs conform to the micro-architecture intent, both in performance and implementation approach. Will participate in IP generation and technology evangelization and contribute towards new product initiatives leveraging this critical IP. Must be a team player with excellent written and verbal communication skills; must be self-motivated and detail-oriented and have the ability to work with peers across groups and projects.



  • Design DSP-based FFE, DFE, and MLSE components for advanced 112G/56G serial links. Signaling scheme includes NRZ and PAM4.
  • Responsible for RTL coding, trial synthesis and timing closure of the DSP components.
  • Responsible for component modeling and logic verifications.
  • Generate innovative solutions that can be brought to market and protected by patents
  • Demonstrate proof-of-concepts through prototyping in advanced 7/10-nm FinFET processes. Silicon debug and evaluation.
  • Participation in technology evangelization through customer presentation, conference and journal publications



  • MS or Ph.D. degree in Electrical Engineering
  • 5 to 10+ years of industry experience
  • Architecture and design experience in high-performance and low-power serial links
  • Design experience with digital FFE & DFE, Viterbi/MLSE/Sequence Detector is a must. Design experience with DSP fixed-point analysis is highly desirable.
  • Working knowledge of communication theory, signal integrity, noise analysis, BER link analysis, and equalization techniques is necessary
  • Requires experience with the following tools: Matlab & Simulink modeling tool, Cadence Virtuoso, NC-Verilog/VCS, RTL/Design Compiler, and PrimeTime. Shell scripting and programming experience are highly desirable.
  • Must be able to work with a diverse team of specialists and understand overall tradeoffs in creating complex, high performance systems
  • Excellent written and oral communication skills


Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
Share on your newsfeed