MTS,Logic Verification Engineering

IN-KA-Bangalore
Job ID
2017-5900
Category
Engineering

Responsibilities

Roles & Responsibilities :

  • Develop test plans, tests and verification infrastructure for complex IP's/sub-system/SOC's
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers and post-silicon teams

Qualifications

Skills/Qualifications:

  • Bachelor's/Master's degree in Electronics/Electrical Engineering
  • 10+ years of verification experience
  • Significant experience in HVL based verification with 6+ years expertise in SV & OVM
  • Experience in High Speed IO verification (UFS/PCIE/ XUSB)
  • Good understanding of memory technology and memory sub-system
  • Should have created Testbench architectures, as well as build verification setup from scratch to ensuring successful verification closure of reasonably complex designs
  • Should have knowledge on all aspects of verification components & verification closure
  • Should have flair for documentation, defining/improving methodology and achieving productivity improvement
  • Ability to provide technical guidance & resolving technical conflicts desired
  • Ability to communicate technical and project issues to business and technical senior management
  • MUST have very good verbal and written communication skills

Options

Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
Share on your newsfeed