Rambus

Lead MTS Logic Design

Job Locations IN-KA-Bangalore
Job ID
2025-22344
Category
Engineering

Overview

Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Lead MTS Logic Design Engineer to join our MIC IDC Design team in Bengaluru. In this role, you will be working with some of the brightest inventors and engineers in the world developing products that make data faster and safer.

 

As a Lead MTS Logic Design Engineer, you’ll play a pivotal role in designing and implementing the world’s best Registered Clocking Driver (RCD) products. In this full-time role, you’ll report directly to our Logic Design Manager. Our MIC IDC is dedicated to leverage over three decades of high-performance memory expertise to deliver cutting-edge memory interface chipset solutions, enhancing memory bandwidth and capacity for data centers and client applications alike, and your contributions will be instrumental in RCD product development.

 

Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.

Responsibilities

  • Understand the spec requirements and convert into a micro architecture specification.
  • Realize the RTL design using Verilog/System Verilog.
  • Works with verification teams in defining the test plan and reviews the test coverage.
  • Does pre implementation design checks like lint, CDC, RDC, constraint validation.
  • Works with physical design team in defining the design and timing constraints and driving implementation till timing closure.
  • Interact with cross functional circuit teams for new product development
  • Participate in Architecture level discussions to define the specifications.
  • Post silicon validation support in bringing up parts.

Qualifications

  • Minimum 8+ years of solid ASIC logic/Digital design expertise with bachelor’s degree or master’s degree
  • Strong digital design fundamentals.
  • Strong hands on expertise in HDLs like Verilog/System Verilog.
  • Experience with EDA tools for simulation, synthesis, and timing analysis and logic equivalence check.
  • Knowledge of High speed protocols is plus.
  • Strong scripting abilities using Perl/Tcl/python is a plus
  • Strong written and verbal communication skills. Able to break down technical concepts to a larger audience is desired.
  •  

 

 

About Rambus

With 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future.

Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits.

  
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

 

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may let us know in the application.

 

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

 

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

 

 

Options

Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
Share on your newsfeed